A 12.9-to-15.1GHz Digital PLL Based on a Bang-Bang Phase Detector with Adaptively Optimized Noise Shaping Achieving 107.6fs Integrated Jitter

Abstract

The advent of the next-generation wireless communication standards demands increasingly faster transceivers, posing extremely challenging requirements on the frequency-synthesizer integrated jitter [1, 2]. As demonstrated in [1], the bang-bang digital-PLL (DPLL) architecture can meet the required jitter performance while synthesizing fractional-N frequencies, and it is highly attractive for its reduced power consumption, compact footprint, and straightforward integration in modern scaled CMOS technologies. However, due to the intrinsic bang-bang phase-detector (BBPD) quantization noise, analog PLLs still achieve superior performance in terms of the jitter-power product [2]. To overcome the BBPD quantization noise in DPLLs, [3] relies on an 8b ADC to digitize the PLL phase error with a physical resolution below the input-jitter, leading to increased design complexity, with an area and power penalty. The first attempt to reduce the quantization noise of a 1b TDC was done in [4] by implementing a charge-pump-based \Delta\Sigma TDC in a fractional-N DPLL. Unfortunately, the large delay introduced in the delta modulation path has so far hindered its adoption in low-jitter DPLLs. This work presents a 13GHz fractional-N DPLL achieving 79. 5fs random jitter and 107.6fs jitter including spurs in near-integer channels. The DPLL is based on a BBPD with (i) quantization noise shaping with a fine and tunable delta modulation, and (ii) a digital background adaptive-shaping-control technique to optimally reduce the BBPD quantization.

Publication Title

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Link to Full Text

Share

COinS